Rest Available Copy

EUROPEAN PATENT OFFICE

101: 7fiz 1515

103:7-15:55

105:81(0)274

Patent Abstracts of Japan

PUBLICATION NUMBER

63148364

PUBLICATION DATE

21-06-88

APPLICATION DATE

12-12-86

APPLICATION NUMBER

61294894

APPLICANT :

OKI ELECTRIC IND CO LTD;

INVENTOR


SUDO NAGAKATSU;

INT.CL.

G06F 15/16

TITLE

SHARED MEMORY ACCESS SYSTEM



OB: DITELL PAPER

ABSTRACT :

PURPOSE: To expand a dedicated memory area in each processor, by providing a shared memory only in one processor.

CONSTITUTION: When a microprocessor B12 performs data transfer to the shared memory 21, an address M-I is set on a memory spatial register 16 to select one bank 22 of the shared memory 21 from the microprocessor B12. Next, the microprocessor B12 accesses to an address N-I₀ in a shared memory access area 23. An address decoder 15 detects the fact that the shared memory access area 23 has been selected, and outputs a stop instruction to a microprocessor A11 automatically via a stop instruction line 107. The microprocessor A11 sends an operating state display signal which represents the stop of an operation to the memory spatial register 16, an address line switching circuit 17, a data line switching circuit 18, and a control line switching circuit 19 via an operating state display line 108.

COPYRIGHT: (C)1988,JPO&Japio